

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 1 070 980 A1

(12)

EUROPEAN PATENT APPLICATION
published in accordance with Art. 158(3) EPC

(43) Date of publication:
24.01.2001 Bulletin 2001/04

(51) Int. Cl.⁷: G02F 1/133, G09G 3/36

(21) Application number: 00900140.5

(86) International application number:
PCT/JP00/00038

(22) Date of filing: 07.01.2000

(87) International publication number:
WO 00/41028 (13.07.2000 Gazette 2000/28)

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

(72) Inventors:
• YAMAGUCHI, Hisashi
Suwa-shi, Nagano 392-8502 (JP)
• YASUE, Tadashi
Suwa-shi, Nagano 392-8502 (JP)

(30) Priority: 08.01.1999 JP 291299


(74) Representative:
Hoffmann, Eckart, Dipl.-Ing. et al
Patentanwalt,
Bahnhofstrasse 103
82166 Gräfelfing (DE)

(71) Applicant:
SEIKO EPSON CORPORATION
Shinjuku-ku, Tokyo 163-0811 (JP)

(54) LCD DEVICE, ELECTRONIC DEVICE, AND POWER SUPPLY FOR DRIVING LCD

(57) A power supply device for driving liquid crystal which generates four liquid crystal drive voltages V1 and V4 between first and second reference voltages, the power supply device comprising: a voltage division circuit 102 which divides a voltage between voltages V1 and V5 and generates four pairs of first voltages NV1 to NV4 and second voltages PV1 to PV4; and four impedance conversion circuits 103 and 104 which generate impedance converted liquid crystal drive voltages V1 to V4 based on the four pairs of the first and second voltages. Each impedance conversion circuit comprises voltage follower type of differential amplifier circuits 120 and 110 to which a pair of the first and second voltages is input, and an output circuit 130 which is driven by the differential amplification circuits. The N-type transistor 134 and P-type transistor 132 in the output circuit are independently driven by the first and second output voltages VN, VP from the differential amplification circuits 120 and 110.

FIG. 1



Description**TECHNICAL FIELD**

5 [0001] The present invention relates to a power supply device for driving liquid crystal, together with a liquid crystal device and electronic equipment which use that power supply device.

BACKGROUND ART

10 [0002] Conventional methods of reducing the required current for a power supply device which is used for driving liquid crystal have been disclosed in Japanese Patent Applications Laid-open No. 6-324640, No. 7-98577, No. 9-43568, and the like. An example of a conventional power supply device for driving liquid crystal is shown Figure 7.

[0003] A power supply device for driving liquid crystal 701 shown in Figure 7 has a voltage division circuit 702, two first impedance conversion circuits 703, and two second impedance conversion circuits 704.

15 [0004] The voltage division circuit 702 contains resistors 706 to 710 and generates voltages V1 to V4 by dividing a voltage between a source voltage VDD and a reference voltage for driving liquid crystal VLCD.

[0005] When the source voltage VDD is a voltage V0 and the reference voltage for driving liquid crystal VLCD is a voltage V5, voltages V0 to V5 correspond to voltage levels in the driving waveform for scan electrodes (or common electrodes) COM0, COM1, and COMX shown in Figure 13 and also for signal electrodes (or segment electrodes) SEG1 to

20 SEG4 shown in Figure 14.

[0006] The first impedance conversion circuit 703 is formed by voltage follower connection of an operational amplifier consisting of a constant current circuit 801, P-type differential amplification circuit 802, and output circuit 803 as shown in Figure 8. An N-type transistor 805 in the output circuit 803 forms a current source by receiving a constant bias voltage from the constant current circuit 801, thereby providing a load for the P-type transistor 804.

25 [0007] The characteristics of the first impedance conversion circuits 703 which generate the voltages V1 and V3 are determined by taking into account the direction of movement of electric charges in the scan electrodes (or common electrodes) or the signal electrodes (or segment electrodes) to which the voltage V1 or V2 is applied. Specifically, as indicated by 1102 in Figures 13 and 14, positive charges to be moved from the first impedance conversion circuits 703 to the electrodes is larger in amount than negative charges. For this reason, a P-type transistor 804 which causes a current to flow into the electrodes is used as an active element in the first impedance conversion circuits 703.

[0008] The second impedance conversion circuit 704 is formed by voltage follower connection of an operational amplifier consisting of a constant current circuit 901, N-type differential amplification circuit 902, and output circuit 903 as shown in Figure 9. A P-type transistor 904 in the output circuit 903 forms a current source by receiving a constant bias voltage from the constant current circuit 901, thereby providing a load for the N-type transistor 905.

35 [0009] The characteristics of the second impedance conversion circuits 704 which generate the voltages V2 and V4 are also determined by taking into account the direction of movement of electric charges in the scan electrodes (or common electrodes) or the signal electrodes (or segment electrodes) to which the voltage V2 or V4 is supplied. Specifically, as indicated by 1201 in Figures 13 and 14, negative charges to be moved from the second impedance conversion circuits 704 to the electrodes is larger in amount than positive charges. For this reason, an N-type transistor 905 which causes a current to be drawn from the electrodes is used as an active element in the second impedance conversion circuits 704.

[0010] Among the divided voltages V1 to V4 in the voltage division circuit 702, the voltages V1 and V3 are respectively input to the plus terminals of the first impedance conversion circuits 703, and the voltages V2 and V4 are respectively input to the plus terminals of the second impedance conversion circuits 704. The impedance conversion of the voltages V1 to V4 can be carried out in this manner, thereby generating voltages for driving liquid crystal V1 to V4.

[0011] Conventional power supply devices for driving liquid crystal use an active load for the output circuit of an impedance conversion circuit to reduce current flowing through loading transistors, thereby reducing required current flowing through the impedance conversion circuit.

50 [0012] For maintaining display quality while limiting the amount of current flowing in the loading transistors through the impedance conversion circuits, the above-described load current must be supplemented. For this reason, it has been required to provide a capacitor element 705 between the output line for each of the voltages V1 to V4 and the output line for the voltage V0 (VDD), as shown in Figure 7. The above load current can be supplemented by discharging the charges from the capacitor element 705.

[0013] However, the capacitor element 705 has to be provided outside the power supply device for driving liquid crystal, because the capacitor element 705 has a large volume.

[0014] Downsizing and cost reduction are strongly demanded factors for electronic equipment, particularly for portable electronic equipment having a built-in liquid crystal device, so that the display quality is required to be maintained while reducing the number of parts such as capacitor elements.

[0015] The present invention has been devised to solve the above problems and has as an objective therof the provision of a power supply device for driving liquid crystal which enables low current consumption, together with a liquid crystal device and electronic equipment using such a power supply device.

5 [0016] Another objective of the present invention is to provide a power supply device for driving liquid crystal which enables to omit parts such as a capacitor element while maintaining display quality, together with a liquid crystal device and electronic equipment using such a power supply device.

DISCLOSURE OF THE INVENTION

10 [0017] The power supply device for driving liquid crystal of the present invention which generates N numbers of liquid crystal drive voltages between first and second reference voltages, comprises: a voltage division circuit which divides a voltage between the first and second reference voltages to generate N pairs of first and second voltages comprising N numbers of first voltages each of which is equal to or higher than each of the N numbers of liquid crystal drive voltages, and N numbers of second voltages each of which is equal to or lower than each of N numbers of liquid crystal drive voltages, when the first voltage is not equal to the second voltage in each pair; and N numbers of impedance conversion circuits which generate N numbers of impedance transformed liquid crystal drive voltages based on the N pairs of the first and second voltages.

15 [0018] Each of the N numbers of impedance conversion circuits comprises: a voltage follower type of differential amplification circuit to which a pair of the first and second voltages among the N pairs of the first and second voltages is input; and an output circuit including a P-type transistor and N-type transistor connected in series between a first power supply line for the first reference voltage and a second power supply line for the second reference voltage, and having an output terminal which is connected between the P-type transistor and N-type transistor and outputs one of the N numbers of liquid crystal drive voltages.

20 [0019] On-and-off operation of the N-type transistor is controlled by the first output voltage from the differential amplification circuit, and on-and-off operation of the P-type transistor is controlled by the second output voltage from the differential amplification circuit.

25 [0020] In each impedance conversion circuit according to the present invention, a first and a second output voltage, each differing from the other, are output from a voltage follower type of differential amplification circuit to which a first and a second voltage, each differing from the other, are input. In each impedance conversion circuit, the voltage for driving liquid crystal is generated by independently controlling the on-and-off operation of the P-type and N-type transistors of the output circuit by the first and second output voltages.

30 [0021] The differential amplification circuit may turn on the N-type transistor when an output voltage of the output terminal is higher than the first voltage, turn on the P-type transistor when an output voltage of the output terminal is lower than the second voltage, and turn off both the P-type and N-type transistors when an output voltage of the output terminal is between the first and second voltages. This operational mode prevents both the P-type and N-type transistors from being turned on at the same time, thereby preventing a short circuit current from flowing via the P-type and N-type transistors and reducing current consumption.

35 [0022] Current drive capabilities of the P-type and N-type transistors of the output circuit may be substantially equivalent. This enables the voltage to promptly converge to the liquid crystal drive voltage irrespective of polarity (positive or negative) of the charge to be transferred from the electrodes of a liquid crystal panel to be driven to the impedance conversion circuit. In addition, a sufficient quantity of load current can be secured even if no capacitor elements are connected. Furthermore, when an overload in the reverse direction is applied by surge or the like, a required amount of charge can be immediately supplied by the N-type or P-type transistor, whereby anti-noise properties can be improved, resulting in high display performance.

40 [0023] A potential difference between voltages of a pair of the first and second voltages may be variable in the voltage division circuit. Variation in the characteristics of the differential amplifier, particularly variation in the offset voltage between the input and output voltages can be controlled in this manner.

45 [0024] A potential difference between voltages of a pair of the first and second voltages may be larger than the absolute value of an offset voltage between input and output voltages of the differential amplification circuit. Otherwise 50 a potential difference might not be created between the first and second voltages, even if the first and second voltages are different.

55 [0025] The differential amplification circuit may comprise: an N-type voltage follower differential amplification circuit which receives the first voltage and applies the first output voltage to a gate of the N-type transistor; and a P-type voltage follower differential amplification circuit which receives the second voltage and applies the second output voltage to a gate of the P-type transistor.

[0026] In this case, a potential difference between voltages of a pair of the first and second voltages may be larger than the sum of the absolute value of a first offset voltage between input and output voltages of the N-type differential amplification circuit and the absolute value of a second offset voltage between input and output voltages of the P-type

differential amplification circuit. The potential difference between the first and second output voltages can be ensured in this manner.

[0027] At least one of the N impedance conversion circuits may be connected between the output terminal and the second power supply line in parallel with the N-type transistor, and may further comprise an N-type transistor for a constant current having a gate to which a constant bias voltage is applied.

[0028] This configuration is effective when negative charges to be transferred from the electrodes for driving liquid crystal to the impedance conversion circuit is larger than positive charges to be transferred in a similar way. It is because negative charges can be drawn by driving the N-type transistor for a constant current.

[0029] At least another one of the N impedance conversion circuits may be connected between the first power supply line and the output terminal in parallel with the P-type transistor, and may further comprise another P-type transistor for a constant current having a gate to which a constant bias voltage is applied.

[0030] This configuration brings about a greater advantage when positive charges to be transferred from the electrodes for driving liquid crystal to the impedance conversion circuit is larger than negative charges to be transferred in a similar way. It is because positive charges can be drawn by driving the P-type transistor for a constant current.

[0031] At least one of the N numbers of impedance conversion circuits may have the first voltage among a pair of the first and second voltages set substantially equivalent to one of the N numbers of liquid crystal drive voltages.

[0032] In this manner, the voltage can converge relatively promptly to the inherent voltage for driving liquid crystal, even if a voltage lower than the liquid crystal drive voltage is applied to the output terminal of the impedance conversion circuit while the liquid crystals are driven.

[0033] At least another one of the N numbers of impedance conversion circuits may have the second voltage among a pair of the first and second voltages set substantially equivalent to another one of the N numbers of liquid crystal drive voltages.

[0034] In this manner, the voltage can converge relatively promptly to the inherent voltage for driving liquid crystal, even if a voltage higher than the liquid crystal drive voltage is applied to the output terminal of the impedance conversion circuit while the liquid crystals are driven.

[0035] A liquid crystal device of the present invention comprises: the above-described power supply circuit for driving liquid crystal; a liquid crystal panel in which scanning electrodes and signal electrodes are formed; a scanning electrode drive circuit which drives the scanning electrodes based on power supply from the power supply circuit for driving liquid crystal; and a signal electrode drive circuit which drives the signal electrodes based on the power supply from the power supply circuit for driving liquid crystal.

[0036] Electronic equipment of the present invention comprises the above-mentioned liquid crystal device.

[0037] The liquid crystal device and electronic equipment of the present invention are particularly useful for a portable electronic instrument having a liquid crystal device, because of a low current consumption due to prevention of short circuit current from flowing and miniaturization due to elimination of installed parts such as a capacitor element.

35

BRIEF DESCRIPTION OF THE DRAWINGS

[0038]

40 Figure 1 is a circuit diagram of a power supply device for driving liquid crystal according to an embodiment of the present invention.

Figure 2 is a circuit diagram of the voltage division circuit of Figure 1 in which resistors are used.

Figure 3 is a circuit diagram of a modification of the voltage division circuit of Figure 2, wherein the resistors are replaced by variable resistors.

45 Figure 4 is a circuit diagram showing an example of a circuit which is used in common by the first and second impedance conversion circuits of Figure 1.

Figure 5 is a circuit diagram showing another example of the first impedance conversion circuit of Figure 1.

Figure 6 is a circuit diagram showing another example of the second impedance conversion circuit of Figure 1.

Figure 7 is a circuit diagram showing a conventional power supply device for driving liquid crystal.

50 Figure 8 is a circuit diagram of the conventional first impedance conversion circuit shown in Figure 7.

Figure 9 is a circuit diagram of the conventional second impedance conversion circuit shown in Figure 7.

Figure 10 is a waveform chart showing an output from the output terminal of the impedance conversion circuit of Figure 4.

55 Figure 11 is a waveform chart showing an output from the output terminal of the first impedance conversion circuit of Figure 5.

Figure 12 is a waveform chart showing an output from the output terminal of the second impedance conversion circuit of Figure 6.

Figure 13 is a waveform chart showing a liquid crystal driving waveform supplied to the scanning electrodes.

Figure 14 is a waveform chart showing a liquid crystal driving waveform supplied to the signal electrodes.
 Figure 15 is a circuit diagram showing a basic configuration of the first and second impedance conversion circuits of Figure 1.
 5 Figure 16 is a circuit diagram showing a modification of the impedance conversion circuit of Figure 15 having the same voltage as the first and second voltages.
 Figure 17 is a characteristic chart showing the characteristics of a CMOS inverter.
 10 Figure 18 is a characteristic chart showing an example of the ON-OFF characteristics of P-type and N-type transistors in the output circuit of the power supply device for driving liquid crystal in accordance with the embodiment of the present invention.
 Figure 19 is a block diagram of a liquid crystal device according to the embodiment of the present embodiment.

BEST MODE FOR CARRYING OUT THE INVENTION

[0039] An embodiment of the present invention will be explained with reference to the drawings.

15 (Description of power supply device for driving liquid crystal)

[0040] A circuit diagram of a power supply device for driving liquid crystal in accordance with the embodiment of the present invention is shown in Figure 1. The power supply device for driving liquid crystal 101 shown in Figure 1 principally has a voltage division circuit 102, two first impedance conversion circuits 103, and two second impedance conversion circuits 104.

20 [0041] Each of the first and second impedance conversion circuits 103 and 104 basically has a P-type differential amplification circuit 110, N-type differential amplification circuit 120, and an output circuit 130 which is driven by these amplifiers, as shown in Figure 15. Each of the first and second impedance conversion circuits 103, 104 is formed by the 25 voltage follower connection of the minus input terminal and the output terminal respectively of the P-type differential amplification circuit 110 and the N-type differential amplification circuit 120. Voltage (+PV) and voltage (+NV) are independently input to the plus input terminal of the P-type differential amplification circuit and the plus input terminal of N-type differential amplification circuit, respectively. The output circuit 130 has a P-type transistor 132 and N-type transistor 134 which are connected in series between a first power supply line 105 for supplying a source voltage VDD and a 30 second power supply line 106 for supplying a reference voltage for driving liquid crystal VLCD. An output terminal OUT is connected to the line between the P-type transistor 132 and N-type transistor 134. The output voltage of the P-type differential amplification circuit 110 is applied to the gate of the P-type transistor 132, and the output voltage of the N-type differential amplification circuit 120 is applied to the gate of the N-type transistor 134.

35 [0042] In the voltage division circuit 102, the source voltage VDD (voltage V0) is supplied to the high voltage side and the reference voltage for driving liquid crystal VLCD (voltage V5) is supplied to the low voltage side. Four (N=4) first voltages (+NV1) to (+NV4) and four (N=4) second voltages (+PV1) to (+PV4) are then divisionally generated between the voltages V0 and V5. For instance, a first voltage (+NV1) and a second voltage (+PV1) form a pair of first and second voltages. Therefore, four (N=4) pairs of first and second voltages are generated in the voltage division circuit 102.

40 [0043] A pair of the first and second voltages (+NV1) and (+PV1) are respectively supplied to the +N input terminal and +P input terminal of the first impedance conversion circuit 103 which generates the voltage V1. Another pair of the first and second voltages (+NV2) and (+PV2) is respectively supplied to the +N input terminal and +P input terminal of the second impedance conversion circuit 104 which generates the voltage V2. Further pair of first and second voltages (+NV3) and (+PV3) is respectively supplied to the +N input terminal and +P input terminal of the first impedance conversion circuit 103 which generates the voltage V3. Still further pair of first and second voltages (+NV4) and (+PV4) 45 is respectively supplied to the +N input terminal and +P input terminal of the second impedance conversion circuit 104 which generates the voltage V4. Impedance conversion of the output voltage of the voltage division circuit 102 is performed in this manner and the voltages V1 to V4 are generated.

50 [0044] The potential relationship among the voltages VDD, (+NV1) to (+NV4), (+PV1) to (+PV4), and VLCD is shown by the following expression (1).

$$VDD > (+NV1) > (+PV1) > (+NV2) > (+PV2) > (+NV3) > (+PV3) > (+NV4) > (+PV4) > VLCD \quad (1)$$

[0045] Next, potential difference in each pair of first and second voltages will be described. The objective of providing a potential difference between a pair of first and second voltages is to prevent the maximum short circuit current from flowing between the first and second power supply line 105 and 106 via the P-type and N-type transistors 132 and 134 in the output circuit 130 of Figure 15 by preventing simultaneous turn-on of the P-type and N-type transistors 132 and 134, in order to reduce the electric consumption.

[0046] An equivalent circuit which is specially configured such that the output of the P-type differential amplification

circuit 110 and the output of the N-type differential amplification circuit 120 have the same voltage is shown in Figure 16. Specifically, the voltages of a pair of first and second voltages to be input to the impedance conversion circuit of Figure 16 are the same. In this case, the output of the P-type differential amplification circuit 110 and the output of the N-type differential amplification circuit 120 are shorted out, and the P-type and N-type transistors 132 and 134 are driven by the same shorted-out voltage.

[0047] In this time, the P-type and N-type transistors 132 and 134 of Figure 16 have the same characteristics as a known CMOS transistor and exhibit the on-and-off characteristics as shown in Figure 17. According to the characteristics of a CMOS transistor, if the common voltage applied to the gates of the P-type and N-type transistors 132 and 134 is in a given range, the P-type and N-type transistors 132 and 134 are simultaneously turned on and a maximum short circuit current will flow. The objective of the present embodiment is to prevent the flowing of a maximum short circuit current.

[0048] In order to prevent simultaneous turn-on of the P-type and N-type transistors 132 and 134 and flowing of a maximum short circuit current, voltages of a pair of the first and second voltages to be input to the impedance conversion circuit should be made different, thereby applying different voltages to the P-type and N-type transistors 132 and 134. This can be achieved by providing an electric potential difference to a pair of first and second voltages to be input to the plus input terminals of the N-type and P-type differential amplification circuits 110 and 120. The reason is that both the P-type and N-type differential amplification circuits 110 and 120 are of a voltage follower type, in which the same voltage as the voltage input to the plus input terminal is available as the output voltage.

[0049] In the P-type and N-type differential amplification circuits 110 and 120, an output voltage is not necessarily equivalent to an input voltage. Such a difference is called an offset voltage of a differential amplification circuit (VOFFSET).

[0050] It is assumed that the absolute value of the first offset voltage that is a difference between input and output voltages of the N-type differential amplification circuit 110 is represented by $|VOFFSETNI|$, and the absolute value of the second offset voltage that is a difference between input and output voltages of the P-type differential amplification circuit 110 is represented by $|VOFFSETPI|$ in the impedance conversion circuit of Figure 15. The first and second offset voltages is either positive or negative, and absolute values of the offset voltages are defined as follows taking the worst case into account.

[0051] Taking the first impedance conversion circuit 103 which generates the voltage $V1$ of Figure 1 as an example, the worst case, in which the potential difference ($VN-VP$) between the first output voltage VN in the N-type differential amplification circuit 120 to which the first voltage NV is input and the second output voltage VP in the P-type differential amplification circuit 110 to which the second voltage PV is input is zero, will be the following. That is the case where the first output voltage VN of the N-type differential amplification circuit 120 to which the voltage $NV1$ is input is $NV1 - |VOFFSETNI|$, and the second output voltage VP of the P-type differential amplification circuit 110 to which the voltage $PV1$ is input is $PV1 + |VOFFSETPI|$.

[0052] In this case, if the relationship $VN - VP = NV1 - |VOFFSETNI| - (PV1 + |VOFFSETPI|) > 0$ is not satisfied, there is a fear that the P-type and N-type transistors 132 and 134 in the output circuit 130 of Figure 15 forming the first impedance conversion circuit 103 may be simultaneously turned on.

[0053] Presuming that the equation $|VOFFSETNI| + |VOFFSETPI| = VOFFSET$ is satisfied, the conditions under which a short circuit current does not flow are shown by the following expression (2).

$$VOFFSET < (+NV1) - (+PV1) \quad (2)$$

[0054] This can be also applied to the impedance conversion circuits 104 and 104 in Figure 1. In this case, the following expressions must be satisfied.

$$VOFFSET < (+NV2) - (+PV2) \quad (5)$$

$$VOFFSET < (+NV3) - (+PV3) \quad (4)$$

$$VOFFSET < (+NV4) - (+PV4)$$

[0055] If the relationships of the expressions (2) to (5) are satisfied, it can be prevented that the P-type and N-type transistors 132 and 134 are simultaneously turned on to flow the maximum short circuit current, so that the amount of current consumption can be reduced. Specifically, the on-and-off characteristics of the P-type and N-type transistors 132 and 134 of this embodiment can be implemented as shown in Figure 18.

[0056] The potential relationship among the voltages VDD , $V1$, $V2$, $V3$, $V4$, and $VLCD$ is similar to that in general power supply for driving liquid crystal, and is shown by the following expression (6).

(Voltage division circuit)

5 [0057] An example of the voltage division circuit 102 of Figure 1 is shown in Figure 2. It comprises five first resistors 201 and four second resistors 202 alternately connected in series between the first power supply line 105 for the source voltage VDD (voltage V0) and the second power supply line 106 for the reference voltage for driving liquid crystal (voltage V5).

10 [0058] The resistances R2, R4, R6, and R8 of the four second resistors 202 are shown by the following expressions (7) and (8), wherein VOP is a voltage between VDD and VLCD, and Rt is the total of the resistances R1 to R9.

$$R2 = R4 = R6 = R8 = Ra \quad (7)$$

$$Ra = VOFFSET/(VOP/Rt) \quad (8)$$

15 [0059] The resistances R1, R3, R5, R7 and R9 of the first resistors 201 divide and determine a voltage between the source voltage VDD and the reference voltage for driving liquid crystal VLCD according to the desired bias ratio of the voltage for driving liquid crystal. When the bias ratio of the voltage for driving liquid crystal is 1/5 and the voltages V1 to V4 are (+PV1) to (+PV4), for example, the resistances R1, R3, R5, R7 and R9 of the first resistors 201 are as shown 20 by the following expressions (9) and (10).

$$R1 = R3 = R5 = R7 = Rt/5 - Ra \quad (9)$$

$$R9 = Rt/5 \quad (10)$$

25 [0060] Another example of the voltage division circuit 102 of Figure 1, which comprises five resistors 301 and four variable resistors 302 alternately connected in series between the first and second power supply lines 105, 106, is shown in Figure 3.

30 [0061] The resistances R1, R3, R5, R7 and R9 of the five resistors 301 are as shown in the expressions (9) and (10). If the resistances R2, R4, R6 and R8 of the four variable resistors 302 are variable, variations in the offset voltages due to variations of the semiconductor integrated circuits which occur during manufacture can be absorbed. In this case, resistances R2, R4, R6 and R8 after adjustment must satisfy the above-described expression (7).

(Structure of the first and second impedance conversion circuits)

35 [0062] An example of the impedance conversion circuit 400 which is commonly used for the first impedance conversion circuit 103 and the second impedance conversion circuit 104 of Figure 1 is shown in Figure 4.

40 [0063] This impedance conversion circuit 400 has a constant current circuit 401, P-type differential amplification circuit 402, N-type differential amplification circuit 403, and output circuit 404. The output circuit 404 has a P-type transistor 405 and an N-type transistor 406 having a substantially equivalent current drive capability and connected in series between the first and second power supply lines 105 and 106, together with an output terminal OUT being connected between the transistors 405 and 406.

45 [0064] The minus input terminals of the P-type differential amplification circuit 402 and N-type differential amplification circuit 403 are connected to each other, and a pair of first and second voltages are independently applied to the plus input terminals (+N, +P) of these circuits.

50 [0065] The P-type transistor 405 of the output circuit 404 has a gate to which the output voltage of the P-type differential amplification circuit 402 is applied. The source voltage VDD is supplied to the source of the P-type transistor 405. The N-type transistor 406 of the output circuit 404 has a gate to which the output voltage of the N-type differential amplification circuit 403 is applied. The reference voltage for driving liquid crystal VLCD is supplied to the source of the N-type transistor 406. The drains of the P-type transistor 405 and N-type transistor 406 are connected and an output terminal OUT is connected to the connection.

55 [0066] The operation for impedance conversion of the voltage V1 in the impedance conversion circuit 400 of Figure 4 will now be described referring to Figure 10.

[0067] An output waveform from the output terminal OUT of the impedance conversion circuit 400 of Figure 4 is shown in Figure 10.

[0068] In Figure 10, 1001 shows an operating period of the N-type transistor 406, 1002 shows an operating period of the P-type transistor 405, and 1003 shows a non-operating period in which neither the P-type differential amplification circuit 402 nor the N-type differential amplification circuit 403 is actuated.

[0069] In the output circuit 404 of the Figure 4, the output terminal "OUT" is connected by voltage follower connection as shown in Figure 1, whereby the N-type differential amplification circuit 403 causes the N-type transistor 406 to be turned on at a voltage equal to or higher than the input voltage (+NV1) to the +N terminal, and the P-type differential amplification circuit causes the P-type transistor 405 to be turned on at a voltage equal to or lower than the input voltage (+PV1) to the +P terminal.

[0070] According to this basic operation, during the non-operating period 1003 in which neither the P-type transistor 405 nor the N-type transistor 406 is actuated (hereinafter called "off-period"), the voltage V1 between the voltage (+NV1) and voltage (+PV1) determined by the voltage follower connection appears at the output terminal OUT, so that the maximum short circuit current can be prevented from flowing through the output circuit 404.

[0071] The voltage at the output terminal OUT may increase from the voltage V1 to a level equal to or higher than the voltage (+NV1) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1001 in Figure 10). In this case, since the voltage at the minus input terminal of the impedance conversion circuit 400 increases, the output voltage of the N-type differential amplification circuit 403 also increases, and thus the N-type transistor 406 is turned on. As a result, the voltage at the output terminal OUT is decreased to a level equal to or lower than (+NV1) (the state of 1001 in Figure 10).

[0072] When the voltage at the output terminal OUT becomes equal to the input voltage (+NV1) of the +N terminal, the N-type transistor 406 is turned off and the voltage converges to the voltage V1 between the voltages NV1 and PV1.

[0073] By contrast, there may be the occasion where the voltage at the output terminal OUT decreases to a level equal to or lower than the voltage (+PV1) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1002 in Figure 10). In this case, since the voltage at the minus input terminal of the impedance conversion circuit 400 also decreases, the output voltage of the P-type differential amplification circuit 402 also decreases, and thus the P-type transistor 407 is turned on. As a result, the voltage at the output terminal OUT is increased to a level equal to or higher than (+PV1) (the state of 1002 in Figure 10).

[0074] When the voltage at the output terminal OUT becomes equal to the input voltage (+PV1) of the +P terminal, the P-type transistor 407 is turned off and the voltage converges to the voltage V1 between the voltages NV1 and PV1.

[0075] The basic operation mentioned above also applies to the case where the voltages V2 to V4 are generated.

(Other examples of the first and second impedance conversion circuits)

[0076] Figure 5 is a circuit diagram showing another example of the first impedance conversion circuit 103 of Figure 1. This first impedance conversion circuit 103 comprises a constant current circuit 501, P-type differential amplification circuit 502, N-type differential amplification circuit 503, and output circuit 504 similar to the impedance conversion circuit 400 of Figure 4. Moreover, the output circuit 504 has the P-type transistor 505 and N-type transistor 506 similar to the impedance conversion circuit 400 of Figure 4. The first impedance conversion circuit 103 differs from the circuit of Figure 4 in that it has an N-type transistor 507 connected between the output terminal OUT and the second power supply line 106. The output voltage of the constant current circuit 501 is applied to the gate of the N-type transistor 507. Note that the N-type transistor 507 is designed so that a constant current is allowed to flow only in an amount as small as possible.

[0077] Figure 6 is a circuit diagram showing another example of the second impedance conversion circuit 104 of Figure 2. This second impedance conversion circuit 104 comprises a constant current circuit 601, P-type differential amplification circuit 602, N-type differential amplification circuit 603, and output circuit 604 similar to the impedance conversion circuit 400 of Figure 4. Moreover, the output circuit 604 has the P-type transistor 605 and N-type transistor 606 similar to the impedance conversion circuit 400 of Figure 4. The second impedance conversion circuit 104 differs from the circuit of Figure 4 in that it has a P-type transistor 607 connected between the first power supply line 105 and the output terminal OUT. The output voltage of the constant current circuit 601 is applied to the gate of the P-type transistor 607. Note that the P-type transistor 607 is designed so that a constant current is allowed to flow only in an amount as small as possible.

[0078] Next, operation of the circuits shown in Figures 5 and 6 will be described with reference to Figures 11 and 12.

[0079] Figure 11 shows an output waveform from the output terminal OUT of the impedance conversion circuit 103 of Figure 5.

[0080] In this figure, 1101 shows an operating period of the N-type transistor 506, 1102 shows an operating period of the P-type transistor 505, 1103 shows a non-operating period in which neither the P-type transistor 505 nor the N-type transistor 507 is actuated, 1104 shows an operating period (or a stable period) of the N-type transistor 507 used for a constant current, and 1105 shows an operating period (or a transitional period) of the N-type transistor 507 used for a constant current.

[0081] The basic operation of the first impedance conversion circuit 103 of Figure 5 is similar to that of the impedance conversion circuit 400 of Figure 4, except that the N-type transistor 507 of Figure 5 is operated by the output from

the constant current circuit 501. Specifically, the N-type transistor 507, which is designed so as to be operated at a constant current as small as possible, is operated during the period 1104 (off-period) in which neither the P-type transistor 505 nor the N-type transistor 506 is in operation. Therefore, the voltage at the output terminal OUT for the first impedance conversion circuit 103 is maintained at the voltage V1 or V3 that is shifted to the side of either the input voltage (+PV1) or the input voltage (+PV3) (the state of 1104 in Figure 11).

[0082] The voltage at the output terminal OUT may increase from the voltage V1 or V3 to a level equal to or higher than the voltage (+NV1) or (+NV3) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1101 in Figures 11, 13 and 14). In this case, since the voltage at the minus input terminal of the first impedance conversion circuit 103 increases, the output voltage of the N-type differential amplification circuit 503 also increases, and thus the N-type transistor 506 is turned on. As a result, the voltage at the output terminal OUT is decreased to a level equal to or lower than (+NV1) or (+NV3) (the state of 1101 in Figure 11).

[0083] When the voltage at the output terminal OUT becomes equal to the voltage of the input voltage (+NV1) or (+NV3), the N-type transistor 506 is turned off. The voltage at the output terminal OUT further decreases by the operation of the N-type transistor 507, whereby the voltage converges to a voltage approximately equal to the input voltage (+PV1) or (+PV3) (the state of 1105 in Figure 11).

[0084] By contrast, there may be the occasion where the voltage at the output terminal OUT decreases to a level equal to or lower than the voltage (+PV1) or (+PV3) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1002 in Figures 11, 13 and 14). In this case, since the voltage at the minus input terminal of the first impedance conversion circuit 103 decreases, the output voltage of the P-type differential amplification circuit 502 also decreases, and thus the P-type transistor 505 is turned on. As a result, the voltage at the output terminal OUT is increased to a level equal to or higher than (+PV1) (the state of 1102 in Figure 11).

[0085] When the voltage at the output terminal OUT becomes equal to the input voltage (+PV1) or (+PV3) of the +P terminal, the P-type transistor 505 is turned off. The voltage at the output terminal OUT is maintained at (+PV1) or (+PV3) by the operation of the N-type transistor 507 in the stable period.

[0086] Next, operation of the second impedance conversion circuit 104 of Figure 6 will be described with reference to Figure 12. The basic operation of the second impedance conversion circuit 104 of Figure 6 is similar to that of the impedance conversion circuit 400 of Figure 4, except that the P-type transistor 607 is operated by the output from the constant current circuit 601.

[0087] The voltage at the output terminal OUT may increase from the voltage V2 or V4 (the state of 1204 in Figure 12) to a level equal to or higher than the voltage (+NV2) or (+NV4) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1201 in Figures 12, 13 and 14). In this case, since the voltage at the minus input terminal of the second impedance conversion circuit 104 increases, the output voltage of the N-type differential amplification circuit 603 also increases, and thus the N-type transistor 606 is turned on. As a result, the voltage at the output terminal OUT is decreased to a level equal to or lower than (+NV2) or (+NV4) (the state of 1201 in Figure 12).

[0088] When the voltage at the output terminal OUT becomes equal to the input voltage (+NV2) or (+NV4), the N-type transistor 606 is turned off. Then, the voltage converges to a voltage approximately equal to the input voltage (+PV2) or (+PV4) by the operation of the P-type transistor 507.

[0089] By contrast, there may be the occasion where the voltage at the output terminal OUT decreases to a level equal to or lower than the voltage (+PV2) or (+PV4) due to potential fluctuation at an electrode on the side of a liquid crystal panel to be driven (see 1202 in Figures 12, 13 and 14). In this case, since the voltage at the minus input terminal of the second impedance conversion circuit 104 decreases, the output voltage of the P-type differential amplification circuit 602 also decreases, and thus the P-type transistor 605 is turned on. As a result, the voltage at the output terminal OUT is increased to a level equal to or higher than (+PV2) or (+PV4) (the state of 1202 in Figure 12).

[0090] When the voltage at the output terminal OUT becomes equal to the input voltage (+PV2) or (+PV4) of the +P terminal, the P-type transistor 605 is turned off. The voltage at the output terminal OUT is further increased due to the operation of the P-type transistor 607. The voltage at the output terminal OUT is maintained at (+NV2) or (+NV4) by the operation of the P-type transistor 607 in the stable period.

[0091] In this manner, the first and second impedance conversion circuits 103 and 104 are operated according to the polarity of charges to be transferred from the impedance conversion circuit to an electrode which is an object to be driven.

(Still other examples of the first and second impedance conversion circuits)

[0092] The impedance conversion circuit 400 of Figure 4 can be used as the first impedance conversion circuit 103 or the second impedance conversion circuit 104 of Figure 1 by setting the input voltages to the +N terminal and the +P terminal as follows. The following voltage setting is also applicable to the first and second impedance conversion circuits 103, 104 of Figures 5 and 6.

[0093] Taking the case where a bias ratio for the voltage for driving liquid crystal is 1/5 as an example, the voltage

in this case is set as follows.

[0094] Specifically, in the first impedance conversion circuit 103 of Figure 1 which outputs the voltages V1 and V3, negative charges to be moved from the electrodes to be driven to the first impedance conversion circuits 103 is larger in amount than positive charges to be moved from the electrodes to be driven to the first impedance conversion circuits 103, as indicated by 1101 and 1102 in Figures 13 and 14. This is because the maximum amount of positive charges is equivalent to the potential difference between V0 and V1 or between V2 and V3 (difference of one level) as indicated by 1101, whereas the maximum amount of negative charges is equivalent to the potential difference between V5 and V1 (difference of four levels) as indicated by 1102. The voltage therefore is set so that the following expressions (11) to (14) are satisfied.

10 $+PV1 = V1$ (11)

$+PV3 = V3$ (12)

15 $+NV1 - V1 > VOFFSET$ (13)

$+NV3 - V3 > VOFFSET$ (14)

20 [0095] If the above conditions are satisfied, the voltage of the output terminal OUT for the first impedance conversion circuit 103 converges relatively promptly to the voltage V1 or V3 from the voltage equal to or lower than ($+PV1$) or ($+PV3$), thereby reducing the current consumption by the first impedance conversion circuit 103 during the converging process.

25 [0096] On the other hand, in the second impedance conversion circuit 104 of Figure 1 which outputs the voltages V2 and V4, positive charges to be moved from electrodes to be driven to the second impedance conversion circuits 104 is larger in amount than negative charges to be moved from the electrodes to be driven to the second impedance conversion circuits 104, as indicated by 1201 and 1202 in Figures 13 and 14. This is because the maximum amount of negative charges is equivalent to the potential difference between V5 and V2 (difference of three levels) as indicated by 1202, whereas the maximum amount of positive charges is equivalent to the potential difference between V0 and V4 (difference of four levels) as indicated by 1201. The voltage therefore is set so that the following expressions (15) to (18) are satisfied.

30 $+NV2 = V2$ (15)

$+NV4 = V4$ (16)

35 $+PV2 - V2 > VOFFSET$ (17)

$+PV4 - V4 > VOFFSET$ (18)

40 [0097] If the above conditions are satisfied, the voltage at the output terminal OUT for the second impedance conversion circuit 104 converges relatively promptly to the voltage V2 or V4 from the voltage equal to or higher than ($+NV1$) or ($+NV3$), thereby reducing the current consumption by the second impedance conversion circuit 104 during the converging process.

45 [0098] Resistances in this case are shown by the above-described expressions (7) and (8), and the following expression (19).

$R1 + R2 = R3 = R4 + R5 + R6 = R7 = R8 + R9 = R_{t/5}$ (19)

(Liquid crystal device and electronic equipment)

50 [0099] Figure 19 shows a liquid crystal device using the power supply device for driving liquid crystal of the present invention. The liquid crystal device comprises a power supply device for driving liquid crystal 1300 having the structure of Figure 1, a liquid crystal panel 1310 in which scanning electrodes and signal electrodes are formed, a scanning electrode drive circuit 1320 which drives the scanning electrodes based on power supply from the power supply device for driving liquid crystal 1300, and a signal electrode drive circuit 1330 which drives the signal electrodes based on the power supply from the power supply device for driving liquid crystal 1300, for example.

[0100] In the case of a simple matrix-type of liquid crystal device, a scanning electrode is called a common electrode and a signal electrode is called a segment electrode. It is needless to mention that the present invention is appli-

cable to other drive systems such as an active matrix-type of liquid crystal device.

[0101] Various kinds of electronic equipment using a liquid crystal device as a monitor, projectors using a liquid crystal device as a light bulb, and the like can be given as electronic equipment in which the liquid crystal device of the present invention is used. Due to the low power consumption, the liquid crystal device is particularly useful in various portable electronic instruments such as a portable telephone, a mobile computer, an electronic pocketbook, a game machine, and a video camera equipped with a liquid crystal view-finder and a digital camera.

Claims

10 1. A power supply device for driving liquid crystal which generates N numbers of liquid crystal drive voltages between first and second reference voltages, the power supply device comprising:

15 a voltage division circuit which divides a voltage between the first and second reference voltages to generate N pairs of first and second voltages comprising N numbers of first voltages each of which is equal to or higher than each of the N numbers of liquid crystal drive voltages, and N numbers of second voltages each of which is equal to or lower than each of the N numbers of liquid crystal drive voltages, when the first voltage is not equal to the second voltage in each pair; and

20 N numbers of impedance conversion circuits which generate N numbers of impedance converted liquid crystal drive voltages based on the N pairs of the first and second voltages;

wherein each of the N numbers of impedance conversion circuits comprises:

a voltage follower type of differential amplification circuit to which a pair of the first and second voltages among the N pairs of the first and second voltages is input; and

25 an output circuit including a P-type transistor and N-type transistor connected in series between a first power supply line for the first reference voltage and a second power supply line for the second reference voltage, and having an output terminal which is connected between the P-type transistor and N-type transistor and outputs one of the N numbers of liquid crystal drive voltages; and

wherein on-and-off operation of the N-type transistor is controlled by the first output voltage from the differential amplification circuit, and on-and-off operation of the P-type transistor is controlled by the second output voltage from the differential amplification circuit.

30 2. The power supply device for driving liquid crystal as defined in claim 1,

wherein the differential amplification circuit turns on the N-type transistor when an output voltage of the output terminal is higher than the first voltage, turns on the P-type transistor when an output voltage of the output terminal is lower than the second voltage, and turns off both the P-type and N-type transistors when an output voltage of the output terminal is between the first and second voltages.

35 3. The power supply device for driving liquid crystal as defined in claim 1 or 2,

wherein current drive capabilities of the P-type and N-type transistors are substantially equivalent.

40 4. The power supply device for driving liquid crystal as defined in any one of claims 1 to 3,

wherein a potential difference between voltages of a pair of the first and second voltages is variable in the voltage division circuit.

45 5. The power supply device for driving liquid crystal as defined in any one of claims 1 to 4,

wherein a potential difference between voltages of a pair of the first and second voltages is larger than the absolute value of an offset voltage between input and output voltages of the differential amplification circuit.

50 6. The power supply device for driving liquid crystal as defined in any one of claims 1 to 4,

wherein the differential amplification circuit comprises:

an N-type voltage follower differential amplification circuit which receives the first voltage and applies the first output voltage to a gate of the N-type transistor; and

a P-type voltage follower differential amplification circuit which receives the second voltage and applies the second output voltage to a gate of the P-type transistor.

55 7. The power supply device for driving liquid crystal as defined in claim 6,

wherein a potential difference between voltages of a pair of the first and second voltages is larger than the sum of the absolute value of a first offset voltage between input and output voltages of the N-type differential amplification

circuit and the absolute value of a second offset voltage between input and output voltages of the P-type differential amplification circuit.

8. The power supply device for driving liquid crystal as defined in claim 6 or 7,
5 wherein at least one of the N impedance conversion circuits is connected between the output terminal and the second power supply line in parallel with the N-type transistor, and further comprises another N-type transistor for a constant current having a gate to which a constant bias voltage is applied.

9. The power supply device for driving liquid crystal as defined in claim 8,
10 wherein at least another one of the N impedance conversion circuits is connected between the first power supply line and the output terminal in parallel with the P-type transistor, and further comprises another P-type transistor for a constant current having a gate to which a constant bias voltage is applied.

10. The power supply device for driving liquid crystal as defined in any one of claims 6 to 9,
15 wherein at least one of the N numbers of impedance conversion circuits has the first voltage among a pair of the first and second voltages set substantially equivalent to one of the N numbers of liquid crystal drive voltages.

11. The power supply device for driving liquid crystal as defined in claim 10,
20 wherein at least another one of the N numbers of impedance conversion circuits has the second voltage among a pair of the first and second voltages set substantially equivalent to another one of the N numbers of liquid crystal drive voltages.

12. A liquid crystal device comprising:

25 the power supply device for driving liquid crystal as defined in any one of claims 1 to 11;
a liquid crystal panel in which scanning electrodes and signal electrodes are formed;
a scanning electrode drive circuit which drives the scanning electrodes based on power supply from the power supply device for driving liquid crystal; and
30 a signal electrode drive circuit which drives the signal electrodes based on the power supply from the power supply device for driving liquid crystal.

13. Electronic equipment comprising the liquid crystal device as defined in claim 12.

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

PRIOR ART




FIG. 8

PRIOR ART




FIG. 9

PRIOR ART







FIG. 10**FIG. 11****FIG. 12**

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18





FIG. 19



| INTERNATIONAL SEARCH REPORT | | International application No. PCT/JP00/00038 | | | | | | | | | | | | |
|---|--|---|-----------|--|-----------------------|---|--|------|---|--|------|---|--|------|
| <p>A. CLASSIFICATION OF SUBJECT MATTER Int.Cl⁷ G02F1/133, G09G3/36</p> <p>According to International Patent Classification (IPC) or to both national classification and IPC</p> <p>B. FIELDS SEARCHED</p> <p>Minimum documentation searched (classification system followed by classification symbols) Int.Cl⁷ G02F1/133, G09F3/36, G05F1/56</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1922-1996 Toroku Jitsuyo Shinan Koho 1994-2000 Kokai Jitsuyo Shinan Koho 1971-2000 Jitsuyo Shinan Toroku Koho 1996-2000</p> <p>Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)</p> | | | | | | | | | | | | | | |
| <p>C. DOCUMENTS CONSIDERED TO BE RELEVANT</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: left;">Category*</th> <th style="text-align: left;">Citation of document, with indication, where appropriate, of the relevant passages</th> <th style="text-align: left;">Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>JP, 56-65190, A (NEC Corporation), 02 June, 1981 (02.06.81), Fig. 2 (Family: none)</td> <td>1-13</td> </tr> <tr> <td>A</td> <td>JP, 56-115176, A (NEC Corporation), 10 September, 1981 (10.09.81), Fig. 2 (Family: none)</td> <td>1-13</td> </tr> <tr> <td>A</td> <td>JP, 6-214527, A (Sharp Corporation), 05 August, 1994 (05.08.94), Fig. 1 (Family: none)</td> <td>1-13</td> </tr> </tbody> </table> | | | Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. | A | JP, 56-65190, A (NEC Corporation), 02 June, 1981 (02.06.81), Fig. 2 (Family: none) | 1-13 | A | JP, 56-115176, A (NEC Corporation), 10 September, 1981 (10.09.81), Fig. 2 (Family: none) | 1-13 | A | JP, 6-214527, A (Sharp Corporation), 05 August, 1994 (05.08.94), Fig. 1 (Family: none) | 1-13 |
| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. | | | | | | | | | | | | |
| A | JP, 56-65190, A (NEC Corporation), 02 June, 1981 (02.06.81), Fig. 2 (Family: none) | 1-13 | | | | | | | | | | | | |
| A | JP, 56-115176, A (NEC Corporation), 10 September, 1981 (10.09.81), Fig. 2 (Family: none) | 1-13 | | | | | | | | | | | | |
| A | JP, 6-214527, A (Sharp Corporation), 05 August, 1994 (05.08.94), Fig. 1 (Family: none) | 1-13 | | | | | | | | | | | | |
| <p><input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.</p> <p>* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "B" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed</p> <p>later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document member of the same patent family</p> | | | | | | | | | | | | | | |
| Date of the actual completion of the international search 03 April, 2000 (03.04.00) | | Date of mailing of the international search report 18 April, 2000 (18.04.00) | | | | | | | | | | | | |
| Name and mailing address of the ISA/ Japanese Patent Office | | Authorized officer | | | | | | | | | | | | |
| Facsimile No. | | Telephone No. | | | | | | | | | | | | |

Form PCT/ISA/210 (second sheet) (July 1992)